Design of a CMOS on-chip high voltage generator
نویسنده
چکیده
In this paper, an original CMOS on-chip high voltage generator has been proposed. Having a hybrid charge pump structure, this high voltage generator benefits advantages of two charge pumps used and allows obtaining an output voltage that neither of the two charges pumps can reach individually. Simulation results show that an output voltage as high as 41V, which is inferior to the breakdown voltage of the 0.8μ CMOS process used. Key-words: charge pump, CMOS, high voltage generator, on-chip high voltage generator, voltage multiplier
منابع مشابه
A concept paper on “On Chip High Voltage generator using Polysilicon Diodes”
-------------------------------------------------------ABSTRACT--------------------------------------------------In this Paper an On chip High Voltage Generator with bulk CMOS process using Polysilicon Diodes is presented. As the polysilicon diodes are completely isolated from the bulk so the output voltage is not limited by the junction breakdown voltage of CMOS in charge pump circuit. The out...
متن کاملA 1.25GHz 0.35pm Monolithic CMOS PLL Clock Generator for Data Communications
A 1.25GHz monolithic CMOS PLL clock synthesis unit was designed for data communications. The monolithic PLL consists of a ring oscillator, divider, phase/frequency detector, charge pump and on-chip loop filter. The voltage controlled oscillator incorporates a quadrature output ring structure with sub-feedback loop embedded to speed up the circuit. The design accommodates process, supply voltage...
متن کاملCMOS-MEMS Resonator as a Signal Generator for Fully-Adiabatic Logic Circuits
Fully-adiabatic (thermodynamically reversible) logic is one of the few promising approaches to low-power logic design. To maximize the system power-performance of an adiabatic circuit requires an ultra low-loss on-chip clock source, which can generate an output signal with a quasi-trapezoidal (flat-topped) voltage waveform. In this paper, we propose to use high-Q MEMS resonators to generate the...
متن کاملA Single-Chip CMOS Digitally Synthesized 0-35 MHz Agile Function Generator
This paper describes the design and implementation of a single-chip digitally synthesized 0-35 MHz agile function generator. The chip comprises an integrated direct digital synthesizer (DDS) with a 10-bit onchip digital-to-analog converter (DAC) using an n-well single-poly triple-metal 0.5-μm CMOS technology. The main features of the chip include maximum clock frequency of 100 MHz at 3.3-V supp...
متن کاملDesign of high-voltage-tolerant stimulus driver with adaptive loading consideration to suppress epileptic seizure in a 0.18-lm CMOS process
A novel design of high-voltage-tolerant stimulus driver for epileptic seizure suppression with low power design and adaptive loading consideration is proposed in this work. The proposed design can deliver the required stimulus current within a specific range of loading impedance. Besides, this design in 0.18-lm low-voltage CMOS process can be operated with high supply voltage (VCC) of 5–10 V wi...
متن کامل